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Abstract. The ever-increasing demand for high-quality
digital video requires efficient compression techniques
and fast video codecs. It necessitates increased com-
plexity of the video codec algorithms. So, there
is a need for hardware accelerators to implement
such complex algorithms. The latest video compres-
sion algorithms such as High-Efficiency Video Cod-
ing (HEVC) and Versatile Video Coding (VVC) have
been adopted Context-based Adaptive Binary Arith-
metic Coding (CABAC) as the entropy coding method.
The CABAC has two main data processing paths: reg-
ular and bypass bin path, which can achieve good com-
pression when used with Syntax Elements (SEs) statis-
tics. However, it is highly intrinsic data dependence
and has sequential coding characteristics. Thus, it is
challenging to parallelize. In this work, a 6-core bypass
bin path having high-throughput and low hardware area
has been proposed. It is a parallel architecture capable
of processing up to 6 bypass bins per clock cycle to im-
prove throughput. Further, the resource-sharing tech-
niques within the binarization and a common controller
block have reduced the hardware area. The proposed ar-
chitecture has been simulated, synthesized, and proto-
typed on 28 nm Artix 7 Field Programmable Gate Array
(FPGA). The implementation of Application Specific
Integrated Circuit (ASIC) has been done using 65 nm
CMOS technology. The proposed design achieved
a throughput of 1.26 Gbin·s−1 at 210 MHz operating
frequency with a low hardware area compared to ex-
isting architectures. This architecture also supports
multi-standard (HEVC/VVC) encoders for Ultra High
Definition (UHD) applications.
Keywords
ASIC, bypass bin, CABAC, FPGA, HEVC,
VVC.
1. Introduction
In the recent years, storing and transmitting a con-
siderable amount of video data has become one of the
most significant video processing challenges. The video
compression technique is one of the solution used to re-
duce the video data size. However, the next-generation
video compression techniques are expected to support
UHD (4K and above) and 360◦ video [1]. These re-
quire high-throughput and area-efficient compression
techniques to store and transmit video data.
International Telecommunication Union-
Telecommunication (ITU-T)/ Video Coding Experts
Group (VCEG), International Standardization Orga-
nization/ International Electrotechnical Commission
(ISO/IEC), and Moving Picture Experts Group
(MPEG) are the international organizations involved
in developing the video coding standards. The H.264
or MPEG-4 AVC (MPEG-4 part 10, Advanced Video
Coding) video standard was jointly developed by
ITU-T and ISO/IEC in 2003 [2]. This video coding
standard has been among the widely used video
formats in the last decade.
Recently, the UHD has gained popularity because of
its enhanced video quality. However, supporting UHD
videos requires higher coding efficiency than H.264 or
MPEG-4 AVC [3]. The HEVC [3] and VVC [4] stan-
dards supporting UHD have been released jointly by
ITU-T and ISO/IEC in 2013 and 2020, respectively.
The HEVC offers an efficient compression level than
its predecessor H.264. It is predominantly suited to
higher-resolution video streams where bandwidth effi-
ciency is about 50 % less than H.264 [3]. The VVC is
the next generation and successor of the HEVC video
standard [4].
© 2021 ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING 243






















































Fig. 1: Block diagram of a typical HEVC video encoder [3].

















Primary support SD** 2K 4K 8K
*VLC-Variable Length Coding, **SD-Standard Definition
These standards are designed to achieve various
goals, including coding efficiency, high-throughput,
high processing speed, fewer hardware resources, and
low power consumption to meet higher resolution de-
mands, high frame rates, and low power applications.
In HEVC, video encoding is performed using a ba-
sic block called the Coding Tree Units (CTUs) made
up of distinct sizes (8×8 to 64×64) and are obtained
by dividing each frame [5]. These CTUs are processed
through several internal coding blocks, such as Trans-
form, Quantization, Intra-frame estimation and pre-
diction, Motion compensation, Motion estimation, De-
blocking, Sample Adaptive Offset (SAO) filter, and
CABAC, as shown in Fig. 1.
The final stage of the encoder is CABAC, which does
entropy coding. Entropy coding is a lossless compres-
sion technique that removes statistical redundancy and
increases the overall encoder ratio of compression effi-
ciency. It is the last step of encoding and the first
step of the decoding process. CABAC is one of the en-
tropy method that resembles Context-based Adaptive
Variable Length Coding (CAVLC). Still, it provides
a considerably higher compression efficiency than oth-
ers [6]. Table 1 shows the evolution of different video
standards and the corresponding entropy coding.
Among the standards mentioned in Table 1, CABAC
has emerged as the efficient entropy coding method
for the next-generation video standards also. How-
ever, due to several inherent feedback loops in its ar-
chitecture, its parallelizing and pipelining become com-
plicated and it is well known as a throughput bottle-
neck in the video encoder implementation [7]. Besides,
it leads to high computation and hardware complex-
ity, especially for UHD applications. Since the incep-
tion of the CABAC algorithm, several researchers have
focused on hardware architectures that act as trade-
offs between coding efficiency, high-throughput, low
hardware area, and low power consumption. An ef-
ficient hardware architecture for the CABAC-bypass
bin path combining parallel processing and resource-
sharing techniques has been proposed in this work.
It offers a high-throughput and reduced hardware
area using efficient memory management without any
degradation in functionality. The main contributions
of this work are as follows:
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Fig. 2: CABAC encoder general block diagram [6] and [7].
• A highly parallelized and resource-sharing ar-
chitecture for the CABAC-bypass bin path has
been proposed. The focuses are given to high-
throughput and area-efficient hardware. The pro-
posed architecture ensures efficient memory man-
agement by the use of storage buffers in the data
path.
• A Bypass Bin Splitting (BBS) scheme that allows
parallelism of a grouped bypass bins in the path
has been used, which effectively helped to achieve
higher Bins Per Clock Cycle (BPCC) processing.
• It is modeled in Verilog HDL, synthesized & veri-
fied on FPGA, and implemented on the ASIC plat-
form. It has also been tested with the standard
UHD video sequences.
The rest of the paper is organized as follows.
Sec. 2. introduces the CABAC process and the
literature survey. Section 3. deals with the proposed
architecture and its sub-blocks. Section 4. presents
the experimental test setup and implementation. The
results and discussions are presented in Sec. 5.
Finally, Sec. 6. concludes the paper.
2. Basics of CABAC Process
and Literature Survey
It is to be noted that CABAC provides high coding
efficiency, but its serial process of bins and critical bin-
by-bin data dependencies cause it to be a throughput
bottleneck for the video encoder [7]. Conventionally,
the CABAC consists of three main blocks, as shown
in Fig. 2: (i) Binarization (BN), (ii) Context Modeling
(CM), and (iii) Binary Arithmetic Encoder (BAE).
The CABAC input data comes from the previous
encoding steps as Syntax Elements (SEs) (Fig. 1),
namely: Encoder control, Quantized transform coeffi-
cients, Intra-frame prediction, and Motion data. First,
the data of non-binary SEs are converted into bins (bi-
nary symbols) through the BN block. Then, the prob-
ability estimation of each bin is determined based on
the surrounding information of a particular bin and the
previously coded bins through the CM block. Finally,
the BAE block converts bins into an encoded bitstream
using the recursive interval division principle [6].
The BN is the first step of the CABAC process. The
general block diagram of a BN block is shown in Fig. 3.
In this stage, a bin string is generated for each non-
binary SE input. The arithmetic coder in the CABAC
engine can only encode binary symbol values. Thus,
the BN process needs to convert the non-binary SE
into a binary. The BN process receives the SEs with
SE_value and SE_type at the input. It gets the data
of all SEs and translates them to a new symbolism (bin
string) according to pre-defined methods of the video
standard. Based on SE_type, the controller selects an
appropriate BN method to convert the SE_value into
bin string and produces bin length accordingly.
The BN process operates in one of the three formats:
(i) Single, (ii) Combined, and (iii) Custom. In a sin-
gle format, the BN is performed using one of the pri-
mary methods, namely, Fixed Length (FL), Truncated
Unary (TU), Truncated Rice (TR) and Exp-Golomb
kth order (EGk).
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Fig. 3: Block diagram of binarization block.
In combined format, it is performed on a combi-
nation of two or more primary methods. For in-
stance, the SE type of ‘coeff_abs_level_remaining’
(CALR) and ‘cu_qp_delta_abs’ (QP Delta) uses the
combination of TR and EGk. In custom, the binariza-
tion is performed using a predefined conversion table.
Few specific SE types, such as ‘inter_pred_mode’,
‘intra_pred_mode’, and ‘part_mode’ use the custom
format [5] and [7].
Table 2 presents the primary BN methods for HEVC
and VVC standards. After BN converts the bins, it
passes to the next stage (CM/BAE process) as input.
These input bins are processed into either regular or
bypass bins. The frequency of bin appearance is esti-
mated using the probability model [7], the bins with
the probability of at least 0.5 are known as the Most
Probable Symbol (MPS), otherwise referred to as Least
Probable Symbol (LPS). The regular bins are catego-
rized as the MPS or LPS, which undergoes the CM
block [8]. Thus, probability estimation is required for
regular bins but not for bypass bins. Without using
probability estimation, the bypass bin path consider-
ably reduces coding complexity compared to the reg-
ular bin path. Taking advantage of this, it may be
extended to process multiple bins simultaneously be-
cause it contains no iteration loop, like the regular bin.
The BAE performs an arithmetic coding algorithm
and applies the recursive sub-interval division accord-
ing to the bin type. There are five variables that
play a vital role in the algorithm, such as binV alue
(bin with value), ivlCurrRange (the interval cur-
rent range), ivlLow (the interval lower bound of this
range), bitsOutstanding (value of outstanding bits)
and BinCountsInNal-Units (bin count for network
abstraction layer unit). The flow chart of the bypass
bins encoding is shown in Fig. 4.
 Encode bypass bin
(binValue)
ivILow = ivILow << 1
binValue != 0?
ivILow = ivILow + ivICurrRange
ivILow >= 1024?
ivILow < 512?
ivILow  =  ivILow  -  1024
PutBit(1)
PutBit(0)







Fig. 4: Flow chart of bypass bin encoding [5].
The binV alue is scaled with ivlLow and
ivlCurrRange. The integer ivlLow is confined
to the range [0, 1024) while ivlCurrRange lies in
the range [0, 512). The PutBit function is used for
the renormalization process. After completion of
this process, it obtains 1-bit along with BinCounts-
InNalUnits. Then, the BG block processes the
output bits and appends them to the output stream.
It accumulates the bits while keeping track of the
number of bitsOutstanding. It also manages the
bit packing of the output encoded bitstream so that
it may process in the main processor system of the
CABAC encoder.
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Fig. 5: Proposed bypass bin path architecture.
The trend of designing hardware for CABAC started
in 2003, when it was first introduced in the H.264 stan-
dard by [6]. Most of the works have focused on devel-
oping architectures for BAE. Because it was identified
as a bottleneck of the CABAC module. In [8] stated,
one of the techniques used to improve the through-
put of CABAC is grouping bypass coded bins. Thus,
several bypass bins can be processed per clock cycle
yielding a significant rise in throughput. One of the
initial attempts to process multiple bins was made by
[9] by implementing a 2-stage pipelined BAE with dual-
symbol encoding for optimized processing of bypass
bins, resulting in 1.9–2.3 bins/cycle. In [10] proposed
a 4-stage pipelined CABAC with 3-stage pipelined
BAE that yielded 1 bin/cycle throughput. In [11]
presented three-stage pipelined BAE, one stage for re-
normalization, and two stages for bit packing. Three
customized sub-modules were used to encode regular
bins, bypass bins, and terminate bins. Chen et al. [12]
designed a dual-core 6-stage pipelined BAE offering an
average throughput of 2.37 bins/cycle.
Recently, semiconductor technologies have signifi-
cantly reduced latency and enabled a higher clock rate.
Few BAE designs utilize multi-core architectures to
maximize BAE’s throughput [13] and [14]. Pham et
al. [13] used different cores to encode each type of bin,
processing one bin per cycle. Ramos et al. [14] pro-
posed 4-Binarization Core (BC) architecture for high-
throughput and also adopted the AND-based operand
isolation for low power. Work of Zhou et al. [15] pro-
posed an ultra-throughput architecture for BAE. It was
realized using four parallel-pipelined BAE cores that
can encode four regular bins per cycle. Also, they used
bypass bin splitting, pre-normalization, hybrid path
coverage, and look-ahead range of LPS (rLPS) which
considerably reduce BAE’s critical path delay. How-
ever, the usage of many BAE cores leads to a higher
hardware area.
In all these works, different authors reported low-
cost solutions, such as balancing performance, area,
power and throughput. In the present work, an effi-
cient hardware architecture of the CABAC-Bypass bin
path has been proposed. A combination of parallel pro-
cessing and resource-sharing technique has been used
for high-throughput and low hardware area, respec-
tively. The bin splitting scheme for grouping bypass
bins and efficient memory management have also been
used without effecting in the main CABAC function-
ality.
3. Proposed Architecture of
Bypass Bin Path
An area-efficient high-throughput CABAC encoder ar-
chitecture is required for encoding UHD video content.
The CABAC-bypass bin path hardware architecture
has been proposed here to achieve it. Its system-level
architecture is shown in Fig. 5. where the bypass bin
path is treated as a hardware accelerator. The multi-
ple bins parallel processing architecture has been used
to process several bypass bins in one clock cycle.
In the proposed architecture, besides three main
blocks, the Bypass Bin Splitter (BBS) and Storage
buffers are also used in the data path. The proposed
architecture comprises heterogeneous six parallel func-
tional units (6-core binarization and 6-core bypass bin
encoder) in bypass bin path; therefore, each clock cycle
can handle a maximum of six SEs/bins as input of the
binarization/bypass bin encoder at the most. It helps
to process the multiple bypass bins (six) in one clock
cycle at the bypass bin encoder.
It also consists of several other functional modules,
such as three storage buffers, Controller, Multiplexer,
and Bit Generator (BG). The three storage buffers are
SIPO (Serial In, Parallel Out), PIPO (Parallel In, Par-
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allel Out), and PISO (Parallel In, Serial Out). These
have been used as per buffer requirements in the pro-
posed bypass bin path.
The controller generates concern control signals to
operate all the blocks in the bypass bin path. In the
beginning, the serial SEs are buffered using the SIPO
and convert them into parallel SEs. These SEs are
non-binary, represented with 16 bits (SE_vlaue) and
9 bits (SE_type). Then, the 6-core Binarization (BN)
block fetches 6 SEs simultaneously to binarize in par-
allel and produce respective binstream. This bina-
rized binstream contains the regular and bypass bin
together.
On the other hand, the controller generates the con-
trol signals to the binarize bins, bypass bins separa-
tion, and relative positions. These have been forwarded
through a dedicated PIPO buffer. After that, six by-
pass bins are encoded using the 6-core Bypass Bin En-
coder (BBE) and buffered into the PISO. Finally, the
BG stage generates the output encoded bitstream as
per FSM (Finite State Machine). The following sub-
sections explain each sub-block in detail.
3.1. Architecture of the 6-core BN
In the proposed BN architecture, the controller block
has been taken outside of conventional BN architecture
and adopted a resource-sharing technique among BN
methods. Then, six single-core BN blocks have been
operated in parallel. The proposed single-core BN ar-
chitecture is shown in Fig. 6. It consists of different
BN methods, such as FL, TU, TR, and EGk. The in-
puts given to the BN module are having SE_value
(16-bits), SE_type (9-bits), and mode (1-bit).
Controller



















Fig. 6: The proposed single-core binarization architecture.
In the resource-sharing technique, the interdepen-
dent TR method has been derived from TU and FL.
These BN methods have been utilized to map the non-
binary SEs into bins. The four methods (TU, TR, FL,
and EGk) have been connected in parallel in a sin-
gle format. The combined format shares the same re-
sources of a single format. The combined format is
a combination of the TR and EGk methods.
The controller module is taken outside of conven-
tional binarization architecture. This controller mod-
ule activates BN methods based on the given SE_type
input. Depending upon SE_type, the ‘format’ signal
from the controller selects the corresponding single BN
method and generates the output bin string accord-
ingly. The cRiceParam and cMax have been gener-
ated from SE_type, as shown in Fig. 6. Here, the
cRiceParam is the control rice parameter, whereas
cMax is a variable representing the maximum num-
ber of bins allowed to be generated. The mode con-
trol signal supports different standards (0 for HEVC
and 1 for VVC). The resource-sharing technique has
been employed in combined formats that use the same
resources available in a single format to achieve low
hardware. The output of this BN process is in the
form of bin string along with bin length. In [14] and
[15], the CABAC throughput requirement is more than
1 Gbin·s−1 for 8K UHD. The throughput depends on
operating frequency and the number of processed bins




= Max.Operating Frequency (MHz)
×No. of BinsClockCycle (BPCC).
(1)
In the conventional single-core binarization architec-
ture, approximately 1 bin/cycle is processed [11]. To
support high-throughput designs, it is necessary to sup-
ply more bins/cycle (typically 4 to 6) at the input of
the bypass bin encoder [19] and [20]. Hence, an over-
estimated binarization architecture has been adopted,
which simply uses 6 BN blocks in parallel to process
six types of SEs in a single clock cycle. The proposed
6-core binarization architecture is shown in Fig. 7.
It supports the mapping of multi-SEs (six) to gener-
ate multi-bins (six). However, this parallelization in-
creases the hardware area. Therefore, the resource-
sharing technique has been used at each BN core and
connected to a common controller block (Fig. 5) to save
hardware.
After binarization, the output binstring is a combi-
nation of regular and bypass bins. The BBS scheme
has been used to split the bypass bins from regular
bins using the controller block signal and pass it to the
PIPO buffer to balance the bin’s processing flow.
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Fig. 7: Proposed 6-core binarization architecture.
3.2. Storage Buffers
(SIPO-PIPO-PISO)
The data flow of the proposed architecture (Fig. 5)
includes three storage buffers: (i) before BN (SIPO
buffer), (ii) after BN, and before BBE (PIPO buffer),
and (iii) after BBE (PISO buffer). These three buffers
implemented in flip-flops are capable of taking input
SEs/bins and output as the multiple bins in each clock
cycle. The first buffer, the SIPO, is a 16-bit shift reg-
ister that consists of 16 Flip-Flops (FFs). It takes
16 clock cycles (equal to the number of FF stages) to
form a single SE. The serial to parallel SE process-
ing has been taken care of by this synchronous SIPO
buffer. The controller has been connected to the SIPO
buffer, which controls the parallel output SEs. The
second buffer is a 16-bit PIPO buffer which is used to
place the binarized output. The PIPO buffer has been
placed between the 6-core BN and 6-core BBE to bal-
ance data flow in the bin processing path. The third
buffer PISO, has been used after the 6-core BBE out-
put, which converts parallel to serial data before bins
pass to the BG block.
3.3. Architecture of the 6-core BBE
The Bypass bin encoding engine is based on six
variables at the input, such as (i) binV alue, (ii)
ivlLow, (iii) ivlCurrRange, (iv) bitsOutstanding,
(v) BinCountsInNalUnit, and (vi) PutBit. There
are four variables obtained at the output of this
process, namely: (i) ivlLow, (ii) bitsOutstanding,
(iii) BinCountsInNalUnit, and (iv) PutBit. The pro-
posed architecture of a single-core BBE engine has been
shown in Fig. 8.
According to the HEVC standard [5], the bypass bins
account for a significant portion of the total bins. The
bypass bin encoder is a simplified version of the regular
bin encoder. As bypass bins having the LPS of 50 %,























































Fig. 8: Proposed Single-core bypass bins encoder.
estimation [7] and [16]. Hence, the multiple bins are
processed per clock cycle. The six bins are processed in
parallel to improve the BPCC of the CABAC encoder,
as shown in Fig. 9.
The 6-core bypass bin encoder receives up to six
consecutive bypass bins (binValue0 to binValue5) and
processes in a single processing cycle using six paral-
lel single-core BBE processing units. An intermediate
output of each processing unit has been coupled to in-
puts of the subsequent processing unit (ivlLow and
ivlRange). Hence, six input bins have been fed in par-
allel during a single clock cycle. A bypass bin resolving
unit accepts the intermediate output of the processing
units (bitsOutstanding) and generates combined bins
from each core output bin. The output of this 6-core
BBE is sent to the PISO buffer, which converts parallel
bins into serial.
3.4. Bit Generator (BG)
The output bins from the PISO buffer have been put
into bit generation block to form output encoded bit-
stream. The block diagram and state diagram of the
bitstream generator have been referred from [17] and
[18] and reproduced here in Fig. 10 and Fig. 11, respec-
tively.
The bit generator operates as a FSM. There are
five FSM states: (i) idle (IDLE), (ii) output stand-
ing (OUT_STD), (iii) output count (OUT_CNT),
(iv) next state (NEXT), and (v) end of the stream
(EOS). The string of parsed bins cannot be directly
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 bypass bins from 6-core BBE
Fig. 10: The data flow of the Bit Generator.
sent to the output stream since the polarity of the
potential outstanding bits is yet to be resolved [18].
An intermediate buffer is required to accumulate these
parsed bins and issue them to the input PISO when











    
!Valid
Fig. 11: State diagram of Bit Generator [17].
The BG outputs a bitstream through an information
of the current bin. It processes the bitOutstanding
ones to generate a bitstream in a sequence of bits.
4. Experimental Test Setup,
FPGA and ASIC
Implementation
The proposed architecture has been modeled in Ver-
ilog Hardware Description Language (HDL), simulated
with XILINX ISE 14.7, and implemented on NEXYS4
DDR Board [23]. The test-bench has been created, and
functional verification has been performed. The design
has been verified with an on-chip debugging tool (chip-
scope pro logic analyzer). The experimental test setup,
verification process (Reference software and Proposed
hardware) have been shown in Fig. 12. The figure also
shows the system-level structure of interfacing between
hardware, software, including tools and environment.
Further, to analyze the proposed design’s correct-
ness, Register Transfer Level (RTL) simulation has
been performed using recommended standard test
videos. To assess the performance of design, three
test video sequences (Basketball, PeopleOnStreet, and
Traffic) have been taken [24]. Two different HEVC
configurations: (i) Low Delay (LD), (ii) Random Ac-
cess (RA) and two Quantization Parameters (QPs) of
22 and 37 (minimum and maximum recommended val-
ues), have been considered for testing [20]. These video
sequences having UHD resolution. Table 3 shows the
test results of the proposed design. The proposed de-
sign has achieved a maximum throughput of an av-
erage 6 bins/cycle (QP@22) as it has the ability to
process 6 SEs in a clock cycle. The throughput (Av-
erage BPCC) of our architecture has been analyzed in
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Fig. 13: The timing diagram of the bypass bin processing. A striped block denotes an idle state, whereas a white block represents
the working state. The symbols in white blocks are specified as a SE, r (regular bin), and b (bypass bin).
absolute and relative terms of the test video sequences.
Nevertheless, Fig. 13 presents the timing diagram of
the proposed design in terms of BPCC at the CABAC
system level. The process of SEs to bins generation has
also been shown.
In the present implementation, the bypass bin
has been finished within a single cycle rather than
the original three cycles by proper memory ar-
rangements, as illustrated in Fig. 14. The quan-
tized and transform coefficients occupy (Fig. 1)
Tab. 3: Performance of proposed design.
Bypass bins
per clock cycleTest sequence Configuration QP@22 QP@37
LD 5 5Basketball RA 7 6
LD 6 5PeopleOnStreet RA 5 6
LD 6 5Traffic RA 7 5
Average BPCC 6.00 5.33
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Fig. 14: The BPCC of TrB 4×4 size (a to e). A striped block denotes an idle state, whereas a white block represents the working
state.
a notable amount of SEs, 75 % on the average and
94 % in the worst-case [7] and [21]. This CABAC
input processing data, known as Transform Block
(TrB) of size 4×4 contains three types of SEs [5],
such as (i) cabac_bypass_alignment_enabled_flag
(BMODE), (ii) coeff_sign_flag (SIGN), and (iii)
coeff_abs_level_remaining (CALR). These are pro-
cessed through the bypass bin path, as shown in
Fig. 14.
Figure 14(a) shows a quantized Transform Unit
(TrU) of size 16×16. The diagonal scan has been ap-
plied to divide TrU into non-overlapped 4×4 of TrB, as
shown in Fig. 14(b). The table contains a diagonal scan
extracted data of 4×4, such as SE_type, SE_vlaue,
Binarization method (BN_type), and type of bin pro-
cessing (Bin_type) as per HEVC standard [5] are given
in Fig. 14(c). In Fig. 14(d), the conversion of each 4×4
TrB to the 1D array of 16 consecutive coefficients for
the CABAC processing order is presented. Finally, the
number of clock cycles required to process the bypass
bins is shown in Fig. 14(e). These three SEs are pro-
cessed in parallel by the proposed 6-core bypass bin
encoder (in this case, only 3-cores utilized) and with
the help of SIPO-PIPO-PISO storage buffer arrange-
ments which produces the encoded bitstream in a single
cycle. As a result, it is verified that the process of the
current bin is improved on the completion of the last
bin generation to save the clock cycles.
The proposed architecture has been synthesized on
a 27 nm ARTIX-7 FPGA device (NEXYS-4 DDR)
which consumes 991 Slice Registers and 719 Slice
LUTs. The FPGA implementation also uses 12 SRLs
(for storage buffers). Table 4 summarizes the slice reg-
isters, Slice LUTs, and SRLs for each module. The
maximum operating frequency of storage buffer, 6-core
BN, and 6-core BBE are 264 MHz, 187 MHz, and
320 MHz. The overall maximum operating frequency
of the proposed design is 112 MHz after FPGA post
place and route (P&R) stage.









Slice registers 376 212 403 991
No. of Slice LUTs 287 247 185 719
LUT-FF fully - 2052 372 2424
SRLs 12 - - 12
The ASIC implementation has been done using
65 nm CMOS technology. The synthesis netlist has
been generated by using CADENCE GENUS 16.6.
The proposed design has been synthesized at each core
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stage. Their respective results have been tabulated
in terms of Average BPCC, maximum operating fre-
quency, achieved maximum throughput, and consumed
hardware area (number of gates), as shown in Tab. 5.
The design provides an average of 1 BPCC for single-
core and 6 BPCC for 6-core architecture.





















1-core 1 1 720 0.72 1458
2-core 2 2 467 0.93 2916
3-core 3 3 318 0.95 4354
4-core 4 4 243 0.97 5832
5-core 5 5 218 1.09 7290
6-core 6 6 210 1.26 8758
The ASIC post P&R performance results of the 6-
core bypass bin path are presented in Tab. 6. The total
gate count is 8,758 gates including storage buffers with
a maximum operating frequency of 210 MHz. Table 6
also shows the ASIC implementation results of the pro-
posed design at system level in terms of the minimum
and maximum value of SEs/BPCC, Maximum operat-
ing frequency, Maximum throughput, and total hard-
ware area (number of gate count). It is verified that
the proposed design encodes on an average of 6 BPCC
at the 6-core stage (Tab. 3).
Tab. 6: Proposed bypass bin path ASIC Implementation re-
sults.
CMOS technology (nm) 65
Max. operating frequency (MHz) 210
SEs per clock cycle (min–max) 1–6
BPCC (min–max) 5–7
Average BPCC 6






Bit generator & Storage buffers 1,632
Total gate count 8,758
CADENCE INNOVUS 16.7 and VIRTUOSO 6.2
were used for layout implementation. The GDSII lay-
out of the proposed design has positive slack. The pro-
posed design fulfills the requirement of no timing er-
rors. The post layout design has passed the DRC/LVS
checks. The RC extraction has also been done for
physical verification. The final chip layout occupies
2.01 mm2.
5. Results and Discussion
The main objective of the present work is to design
and implement a CABAC having high-throughput and
low hardware area, that have contrary to requirements
[8]. The bypass bins occupy a significant portion of
the total bins in the CABAC [7]. Therefore, overall
CABAC throughput can be notably improved by pro-
cessing multiple bypass bins per clock cycle. To sup-
port high-throughput UHD, it is necessary to supply
typically 4 to 6 at the input of the bypass bin encoder
[18]. Here, six separate cores with a low area technique
(resource-sharing) have been used to generate up to
6 bypass bins to increase throughput and reduce hard-
ware area. When bypass bins are grouped and encoded
in parallel, it enhances the CABAC throughput [7] and
[15]. The SEs of coefficient level related to the bypass
bins occupy up to 25.6 % of total bins in CABAC [14].
The proposed architecture utilizes the BBS (Fig. 14(c),
Fig. 14(d) and Fig. 14(e)) along with grouping bypass
bins based on SE types, as shown in Tab. 8.
By using this approach, it made possible to pro-
cess six bypass bins in one clock cycle. Thus, mul-
tiple bypass bins have been processed in the single-
cycle, resulting in high-throughput than non-grouped
SEs having frequent switching between bypass and reg-
ular bins. Moreover, an increasing the number of pro-
cessed bins per clock cycle and the clock frequency have
also been recorded in the present work. The data of
Tab. 5 are plotted and shown in Fig. 15.







































Bins per Clock Cycle (BPCC)
Fig. 15: Relationship between BPCC, Throughput, and Fre-
quency.
The throughput improvement of bypass bin process-
ing lies with the increment of BPCC (Eq. (1) but
results in a lower operating frequency, as clear from
Fig. 15. It has been observed that due to an incre-
ment in the processing path delay that occurred before
and after the BN process stages. Figure 16 shows the
timing diagram of the SIPO buffer.
Each SE (16-bits) requires 16 clock cycles by a single-
core BN at the SIPO buffer stage. Besides it, the PIPO
and PISO buffer delays also cause a reduction in the op-
erating frequency of the design. These delays increase
along with the depth of parallel processing levels.
As a result, a trade-off exists between throughput and
performance (i.e., operating frequency) over BPCC.
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clock cycle * * 4 * * * * * 4 3.5 6
Avg. BPCC 1 4 4.37 1.18 1.92 1.4 4.94 4.56 4.5 3.05 6
Max. frequency
(MHz) 180 280 420 357 136 810 537 264 668 500 210
Max. throughput
(Gbin·s−1) 0.18 1.12 1.83 0.43 0.26 1.13 2.65 1.20 2.67 1.52 1.26
Gate count
(Kgates) 3.69 9.95 64.10 48.94 41.6 2.20 33 14.6 3.67 9.45 8.76
Area-efficiency
(Gbins/ Kgate) 0.48 0.11 0.02 0.008 0.006 0.51 0.08 0.082 0.727 0.160 0.143
Memory type * Registers PIPO PISO andRAM FIFO
Barrel




process (nm) 180 45 90 130 180 45 65 65 65 45 65
Implemented




















resolution 2K UHD UHD 2K * UHD UHD UHD 2K UHD UHD
Video




































Group1 Motion vector difference 2
Group2 Coefficient level and Sign 2
Group3 Reference index 2
Group4 QP Delta 5






























































Fig. 16: The timing diagram of SIPO Buffer.
Furthermore, to measure system throughput, the
proposed design has been tested using the standard
video sequences shown in Tab. 3. As per results,
the QP@22 requires a higher average BPCC (6.00)
than QP@37 (5.33) due to an increase in non-zero
residue data at a minimum quantization step (QP@22).
Furthermore, the proposed architecture also provides
a flexible choice of selecting the appropriate number of
core stages, as shown in Tab. 9 with supported resolu-
tions. The throughput requirement for UHD (4K and
above) of 1 Gbin·s−1 is supported by 5-core and 6-core
of the proposed architecture.
The comparison of present work with existing works
has been presented in Tab. 7. Several authors have re-
ported the architectural implementation with different
Tab. 9: Proposed scalable architecture. The design cores,













6-core 1.26 8K and Beyond
*<1K - HD, 1K - Full HD, 2K and Above - UHD
strategies at block level [13], [14], [17], [18], [19], [20],
[21] and [22], while few implemented the full CABAC
[15] and [16]. All the works reported are implemented
in different technologies and platforms. Thus, the com-
parison of the proposed work with them will not give
an accurate estimate.
However, a comparison based on processed SEs per
clock cycle and BPCC has been considered, which is
independent of technology nodes and platforms. The
proposed work has achieved higher SEs per clock cy-
cle and Average BPCC among all. This is possible
due to massive parallelism using intermittent storage
buffers. Some works achieved higher throughput with
large area overhead [14], [15], [19], [20] and [22], while
few consume moderate and even lower area [13], [18]
and [21]. A fair comparison has been made with the
works of [19] and [20] because these designs use the
same technology node (65 nm) and also use the bypass
bin process. The proposed design achieves 6 BPCC
compared to approximately 5 BPCC by [19] and [20]
while occupying around half the gate area with less
clock frequency, as shown in Fig. 17.
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Fig. 17: Comparison in terms of throughput and area.
In case of area-efficiency (calculated by Max
throughput to Gate count ratio, Gbins/Kgate) among
the bypass bin works, the work [18] is only the most
efficient design than our proposal, which are achieved
0.51 and 0.143, respectively. Furthermore, the result
of our architecture has been analyzed in absolute and
relative terms, compared with the CABAC’s similar
implementation.
When comparing with [13], [18], and [21], although
the gate count of the proposed work is larger, the
BPCC is higher. In comparison with other block-level
designs [14], [20], and [22], the proposed work requires
less hardware area. It has been possible due to the
resource-sharing technique, paralleling at the binariza-
tion block level and the bypass bin encoder. The par-
allelizing effects on the datapath are also considered
using the storage buffers.
To summarize, the proposed design caters to both
processing capability (high-throughput) and low hard-
ware area (area-efficient). It represents novelty by scal-
able parallel architecture with resource-sharing that
delivers six bypass bins per clock cycle. Hence, it
exhibits high-throughput in terms of the BPCC and
a low amount of gate count.
In the HEVC standard, maximum bitrate is de-
fined as 800 Mbit·s−1 for 8K UHD Television appli-
cations that corresponds to a bin rate of approxi-
mately 1 Gbin·s−1 [5], [14], and [15]. The proposed
6-core bypass bin encoder achieved a throughput of
1.26 Gbin·s−1. So, it is suitable for the 8K UHD TV
applications.
6. Conclusion
The Binary Arithmetic Encoder is the most crucial
component of CABAC because of its serial bin based
processing and inherent data dependencies. This
work proposed a design and implementation of high-
throughput and area-efficient architecture for the by-
pass bin processing employing six independent bypass
bin encoders with parallel processing. Using bypass bin
splitter, it enhanced the parallel processing of bypass
bins. The proposed design also considers the binariza-
tion process by processing 6 SEs/cycle and efficient
memory management for maintaining the processing
path.
The proposed architecture increases the throughput
by 6 bypass bins per clock cycle than the existing archi-
tectures, capable of processing between 1–5 bins/cycle.
The architecture has been successfully implemented us-
ing 65 nm technology library with a maximum operat-
ing frequency of 210 MHz. The design can process
1.26 Gbin·s−1, which meets the requirement for pro-
cessing of 8K resolution video. The resource-sharing
technique employed in parallel processing architecture
has significantly saved the hardware area compared to
other reported architectures. The throughput result
depends on the architecture but not on the technology
used for implementation. It enhances the whole perfor-
mance of the CABAC encoder, which can be applied
to multimedia devices and systems for UHD and be-
yond. This architecture also supports multi-standard
(HEVC/VVC) video coding.
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